

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

| APPLICATION NO | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO | |
|--|---------------|----------------------|---------------------|-------------------|--|
| 09/838,743 | 04/19/2001 | Gerald Deboy | GR 99 P 2591 P | 9326 | |
| 75 | 90 02/12/2003 | | | | |
| LERNER AND GREENBERG, P.A. | | | EXAMINER | | |
| Post Office Box 2480 Hollywood, FL 33022-2480 | | , | MONDT, JO | MONDT, JOHANNES P | |
| | | | ART UNIT | PAPER NUMBER | |
| | | | 2826 | | |

DATE MAILED: 02/12/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

| , | Application No. | Applicant(s) | | | | |
|---|----------------------------|--------------|--|--|--|--|
| | 09/838,743 | DEBOY ET AL. | | | | |
| Office Action Summary | Examiner | Art Unit | | | | |
| • | Johannes P Mondt | 2826 | | | | |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status | | | | | | |
| 1) Responsive to communication(s) filed on | 27 January 2003 . | | | | | |
| | This action is non-final. | | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | | |
| closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims | | | | | | |
| 4)⊠ Claim(s) <u>1 and 3-11</u> is/are pending in the application. | | | | | | |
| 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | |
| 5) Claim(s) is/are allowed. | | | | | | |
| 6)⊠ Claim(s) <u>1 and 3-11</u> is/are rejected. | | | | | | |
| 7) ☐ Claim(s) is/are objected to. | | | | | | |
| 8) Claim(s) are subject to restriction an | d/or election requirement. | | | | | |
| Application Papers | | | | | | |
| 9)⊠ The specification is objected to by the Examiner. | | | | | | |
| 10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner. | | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | |
| 11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner. | | | | | | |
| If approved, corrected drawings are required in reply to this Office action. | | | | | | |
| 12)☐ The oath or declaration is objected to by the Examiner. | | | | | | |
| Priority under 35 U.S.C. §§ 119 and 120 | | | | | | |
| 13)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). | | | | | | |
| a) ☐ All b) ☐ Some * c) ☐ None of: | | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | | |
| 2. Certified copies of the priority documents have been received in Application No | | | | | | |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | |
| 14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application). | | | | | | |
| a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. | | | | | | |
| Attachment(s) | | | | | | |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4) Interview Summary (PTO-413) Paper No(s) 5) Notice of Informal Patent Application (PTO-152) 6) Other: | | | | | | |
| J.S. Patent and Trademark Office | | | | | | |

Application/Control Number: 09/838,743 Page 2

Art Unit: 2826

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01/27/2003 has been entered.

Response to Amendment

Amendment C filed with the Request for Reconsideration under 37 C.F.R. 1.114 has been entered as Paper No. 14 and forms the basis of this office action. In Amendment C Applicant amended the specification and all pending claims through amendment of claim 1. Claims 1 and 3-11 are in the application. Comments on the Remarks by Applicant appended to Amendment C are included below under "Response to Arguments".

Response to Arguments

Applicant's arguments filed 01/27/2003 have been fully considered but they are not persuasive. In particular, although Applicant made a bona fide attempt to resolve the outstanding 112 issues the basic problem remains: breakdown occurs because a critical

Art Unit: 2826

value of the electric field is exceeded, not because a "critical" value of a charge is exceeded, nor a "critical" value of a surface charge is exceeded when the latter is not located topographically in relation to the applied voltages and conductors. Quite irregardless of the continued lack of consistency between the two equations included in the quantitative limitations of claim 1 (to be discussed below), no figure of merit for breakdown can be hoped for when the only yardstick is an integral over a charge or charge density distribution, exactly because of the circumstance that charges are the point sources of the local electric field, whilst the breakdown of the latter depends on its local, as opposed to integral, value. At the very least, if Applicant so wishes to proceed, the aforementioned quantitative limitations must be translated, or be straightforwardly translatable, into maximally allowable electric field strengths, which is not the case at this time. As to the continued lack of consistency between the two equations included in the quantitative limitations of claim 1, on the one hand ρ is defined as the charge defined in a layer of a width to be integrated over (see first three lines of final paragraph of claim 1), and thus has dimension of charge per unit length; on the other hand, ρ is defined as the charge as occurring in Poisson's law, and hence must have dimension of charge. The inconsistency in dimension could be resolved by introducing a different symbol for the charge per unit length. Yet, the fact would remain that the set of two equations themselves do not define, nor enable the determination of, a maximum electric field strength: on the contrary, the integration over charge per unit length yields the total charge contained in the region over which the integration is carried out but does not tell anything at all about the maximum electric field value in said region.

Art Unit: 2826

Specification

The specification still suffers from inconsistency in the dimension attributable to the quantity ρ , as used for both charge density (as in Poisson's equation) and charge contained in a layer of width dz, thus by integration over length yielding a quantity of dimension charge. Furthermore, no definition of critical surface charge associated with breakdown is complete without specifying at which surface said surface charge resides and in relation to which topography of conductors and other charges, because it is the local electric field that determines breakdown.

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 2. Claims 1-11 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. In particular, the critical charge density is not linked to an maximum local electric field applied between said first and second electrode by Maxwell's equation (Poisson's equation, that is) unless a charge distribution is provided as well. Such distribution is not provided, but instead integrated over. Poisson's

Art Unit: 2826

equation merely connects the charge density to the local surplus of the electrostatic potential. This is not enough information, not for people of ordinary, - nor for those of extra-ordinary skills in the art, to determine Q_c , nor does the mere knowledge of any Q_c constitute information about the maximum electric field strength. Since the purpose of the invention is avoidance of breakdown (see abstract and specification) the invention is not enabled.

Page 5

- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 1-11 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. In particular, the phrase "the critical breakdown surface charge denotes a critical value of the breakdown surface charge Q at which electrical breakdown is achieved" is indefinite, because Q is not defined by this sentence, nor by the specification, nor by claim 1, while it is impossible to solve for Q from any equations provided in the specification to date.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2826

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claim 1 is rejected under 35 U.S.C. 102(b) as being unpatentable over the conference publication by Laska et al (IEDM 90-807-810). Laska et al teach (cf. Figure 1) a vertically structured power semiconductor component, comprising:

a semiconductor body of first conductivity type (n type) and having a first main surface (upper main surface of n⁻ region) and a second main surface opposite said first main surface (bordering the lowest region marked "p");

a body zone (the highest region marked "p") of a second conductivity type (p type), i.e., opposite of said first conductivity type, introduced into said first main surface:

a zone (marked "n") of said first conductivity type (n type) disposed in said body zone;

a first electrode E making contact with said zone and with said body zone; a second electrode disposed on said second main surface;

an insulating layer disposed on said first main surface (the insulating layer does feature on Figure 1, however is not explicitly indicated therein as such. However, the gate, to be discussed in the sequel is identified, while the device taught by Laska et al is a IGBT type device, i.e., insulated gate bipolar transistor; and hence the presence of said insulating layer between the gate and the substrate is inherent in the device);

Art Unit: 2826

a gate electrode G disposed above said body zone and separated from said body zone by said insulating layer; and an intersection of said semiconductor body and said body zone defining a pn junction (namely the common border between said semiconductor body and body zone), said semiconductor body having a layer thickness between said pn junction and said main surface selected such that when the maximum allowed blocking voltage or a voltage just less than said maximum allowed blocking voltage is applied between said first electrode and said second electrode, a space charge zone created in said semiconductor body meets said second main surface before a field strength created by an applied blocking voltage reaches a critical value (cf. page 807, second column, from line 8 down).

Laska do not necessarily teach the specific charge density layer as mentioned in claim 1. However, it is obvious that breakdown needs to be avoided in any vertical power semiconductor component, while the margin to be observed, said margin here being evidently represented by the factor "0.9", is a matter of routine skills to those of ordinary skills in the art. Specifically, said factor "0.9" combined with the inequality as expressed in claim 1 is equivalent to the teaching of a range (0 - 0.9) in art in which the general conditions of the claim are met, in particular the condition to avoid undesirable breakdown. Applicant is reminded that it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or working ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Application/Control Number: 09/838,743 Page 8

Art Unit: 2826

- 1. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over the conference publication by Laska et al (IEDM 90-807), in view of Hutchings et al (5,387,528). As detailed above, claim 1 (on which claim 3 depends) is unpatentable over Laska et al. Laska et al do not necessarily teach the further limitation defined by claim 3. However, it has long been standard in the art to dispose at the second main surface in IGFET devices a heavily doped semiconductor terminal regions of the same conductivity type as the substrate, as evidenced by Hutchings (heavily doped semiconductor terminal regions 4a (cf. column 6, lines 14-19), so as to mitigate the large drop in conductivity between the electrode on said main second surface and the lowly doped semiconductor substrate 4. Because the purpose of Laska is to increase breakdown voltage of power IGFET devices whilst local gradients in the electrostatic potential determine whether a local breakdown condition is met, the motivation for the incorporation of the teachings in the above-described sense by Hutchings into the invention taught by Laska is evident. The inventions can be combined simply by replacement of the bottom part of the semiconductor body by a heavily doped semiconductor layer of the same type as said semiconductor body. Success in implementing the invention can thus be reasonably expected.
- 2. **Claims 1 and 3-5** are rejected under 35 U.S.C. 103(a) as being unpatentable over Park (5,702,961) in view of the conference publication by Laska et al (IEDM 90-807-810).

Art Unit: 2826

With regard to claim 1: Park teaches (cf. Figure 1) a vertically structured power semiconductor component (cf. abstract, first sentence), comprising:

a semiconductor body of first conductivity type (n type) comprising subregions 104, 116 and 100 (cf. column 3, line 56, column 4, line 23, and column 6, line 45) and having a first main surface (upper main surface of the latter) and a second main surface opposite said first main surface (lower main surface of the latter);

a body zone 108 of a second conductivity type (p type), i.e., opposite of said first conductivity type, introduced into said first main surface (cf. column 4, lines 1-2);

a zone 110 of said first conductivity type (n type) disposed in said body zone (cf. column 4, lines 14-18);

a first electrode 114 making contact with said zone and with said body zone (cf. column 4, lines 27-28);

a second electrode 112 (cf. column 3, line 65) disposed on said second main surface;

an insulating layer disposed on said first main surface (the insulating layer does feature on Figure 1, however this is not explicitly indicated therein as such. However, the gate, to be discussed in the sequel is identified, while the device taught by Park is a IGBT type device, i.e., insulated gate bipolar transistor; and hence the presence of said insulating layer between the gate and the substrate is inherent in the device);

Art Unit: 2826

a gate electrode 118 (cf. column 4, line 19) disposed above said body zone and separated from said body zone by said insulating layer; and an intersection of said semiconductor body and said body zone defining a pn junction (namely the common border between said semiconductor body and body zone).

Laska do not necessarily teach the specific charge density layer as mentioned in claim 1. However, it is obvious that breakdown needs to be avoided in any vertical power semiconductor component, while the margin to be observed, said margin here being evidently represented by the factor "0.9", is a matter of routine skills to those of ordinary skills in the art. Specifically, said factor "0.9" combined with the inequality as expressed in claim 1 is equivalent to the teaching of a range (0 - 0.9) in art in which the general conditions of the claim are met, in particular the condition to avoid undesirable breakdown. Applicant is reminded that it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or working ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

Park does not necessarily teach said semiconductor body to have a layer thickness between said pn junction and said main surface selected such that when the maximum allowed blocking voltage or a voltage just less than said maximum allowed blocking voltage is applied between said first electrode and said second electrode, a space charge zone created in said semiconductor body meets said second main surface before a field strength created by an applied blocking voltage reaches a critical value. However, Laska et al, as discussed above, do teach this (cf. page 807, second

column, from line 8 down) for the obvious reason to optimize thickness for improving the blocking voltage. Because blocking voltage improvement also is an objective of Park (see column 1, left column) there exists motivation to combine the references.

Combination of the teachings by park and Laska et al is possible, because all that is needed is an appropriate selection for the thickness of the semiconductor body.

Expectation of success in combing the references is reasonable, considering the independence of said thickness of all other limitations in claim 1.

With regard to claim 3: the semiconductor body taught by Park has heavily doped terminal regions 100 of first conductivity type (n-type) disposed at said second main surface.

With regard to claim 4: Park teaches the preferential inclusion of a further zone 116 of said first conductivity type disposed in the vicinity of said second main surface (cf. column 3, line 53).

With regard to claim 5: Park teaches punch-through regions disposed between said heavily doped terminal regions (cf. regions 102-100-102-100 alternating in doping type). The statement in claim 5 on current control is inherent in the device limitation stated up to this point in the claim.

3. **Claim 6** is rejected under 35 U.S.C. 103(a) as being unpatentable over Park and Laska et al (IEDM 90-807-810) as applied to claim 1 above, and further in view of Fruth et al (6,011,280), or, -in the alternative, as being unpatentable over Laska et al (IEDM 90-807-810) in view of Fruth et al (6,011,280). As detailed above, Laska et al anticipate

claim 1, while claim 1 also is unpatentable over Park in view of Laska et al. Neither Laska et al nor Park necessarily teach the further limitation defined by claim 6. However, the application of (a) edge termination 34/30 and a (b) channel stop 40 to mitigate the effect of geometrically enhanced edge electric fields through screening provided by dopants and for the purpose of termination the device region, respectively, is well known in the art, as witnessed by Fruth et al (see column 1, line 56 – column 2, line 16).

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Park,
Laska et al and Fruth as applied to claim 6 above, and further in view of Feiler
(6,236,068 B1). As detailed above, claim 6 (on which claim 7 depends) is unpatentable
over Park, Laska et al and Fruth, or, in the alternative, over Laska et al and Fruth, none
of whom necessarily teach the further limitation as defined by claim 7. However, as
witnessed by Feiler (cf. Figure 3 and column 6, lines 2-6) it would have been obvious to
one of ordinary skill in the art of MOS technology to include the further limitation of claim
7 because source magnetoresistors are thus used to reduce electric field peaks, for
example in the vicinity of the gate electrode.

The work by Laska et al aims to prevent punch-through (cf. title and abstract). Breakdown is equally a concern in Park (cf. column 3, lines 5-8). In conclusion, there is ample *motivation* to combine the teaching in this regard by Feiler with Laska et al and, in the alternative, with Park and Laska et al. *Combination* of the teaching by Feiler with the inventions by Laska et al, and, in the alternative, with the invention by Park and

Art Unit: 2826

Laska et al, is straightforward: the inclusion of a source magneto-resistor can be achieved in a modular fashion, because said magneto-resistor is an additional and modular component extraneous to the substrate. *Success* in implementing the combination can therefore be reasonable expected.

Claims 8-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over 5. Park and Laska et al as applied to claim 1 above, and in further view of Yamaguchi et al (5,821,586); or, in the alternative as being unpatentable over Laska et al in view of Yamaguchi et al. Claim 1 was shown to be unpatentable over Laska et al and, in the alternative, to be unpatentable over Park in view of Laska et al (see above). Neither Park nor Laska et al necessarily teach the further limitation defined by claim 8. However, the inclusion of a compensating region in the form of a p-conductive column underneath a more heavily and oppositely doped semiconductor region in contact with metal is well-known in the art of vertical transistors, as shown by Yamaguchi et al (cf. column 3, lines 19-31) for the purpose of providing a trigger element compensating for excessive voltage between the first and second electrode. The teaching by Yamaguchi et al can be readily combined with those of Park and Laska et al, or, in the alternative with those of Laska et al, because only the inclusion of a an additional doping step is required to create the compensation region. Motivation stems from the higher voltage that can be achieved by inclusion of the compensating region without causing breakdown. Furthermore, success of the combination can be reasonably expected because p-doping techniques are readily available and well tested.

Art Unit: 2826

With regard to claim 9: although both epitaxy and implantation operations are used by Yamaguchi to create said compensation region (cf. column 3, lines 61-67 and column 4, line 1), the further limitation defined by claim 9 does not constitute any further device limitation upon the invention: not the method of making but instead the device itself is the subject matter of the present claim, considering the claim is about a vertically structured power semiconductor component.

With regard to claim 10: said compensation region of second conductivity type taught by Yamaguchi et al is produced horizontally between said main surface and said second main surface through the same implantation openings.

6. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Park and Laska et al as applied to claim 1 above, and further in view of Yamamoto (JP404234173A); or, in the alternative, over Laska et al (IEDM 90-807-810), in view of Yamamoto (JP404234173A). As detailed above, claim 1 is unpatentable over Laska et al, and, also is unpatentable over Park in view of Laska et al. Neither Laska et al nor Park necessarily teach the further limitation of claim 11. However, in view of the increased values of electric fields in edge regions due to geometric effects, the inclusion of edge regions of a conductivity type opposite to that of the semiconductor body region to compensate for excessive voltage as part of voltage protection is well known in the art of vertical transistors, as witnessed by Yamamoto (cf. abstract and constitution).

Art Unit: 2826

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Johannes P Mondt whose telephone number is 703-306-0531. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 703-308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

JPM February 8, 2003

SUPERVISORY HATENT EXAMINE
TECHNOLUTECHNOLOGISSOBNTER 2800